(IWQ-99) | ASIC Digital Design Engineering Intern

(IWQ-99) | ASIC Digital Design Engineering Intern

01 Feb
|
Synopsys
|
Quebec City

01 Feb

Synopsys

Quebec City

Job Title: ASIC Digital Design Engineering Intern

Key Program Facts:
Program Length: This internship will last for a duration of 16 months for Undergraduate (Bachelor's) students. Duration can be flexible for Master's students.
Location: Nepean, Ontario, Canada
Working Model: Onsite
Full-Time/Part-Time: Full-Time
Start Date: May 2025

What You’ll Be Doing:
Designing and verifying next-gen Ethernet, PCIe, USB SERDES and controller products. Delivering high-performance silicon IP.
Writing and refining Verilog/SystemVerilog code.
Creating testcases and writing assertions.
Participating in design reviews.
Contributing to cutting-edge digital or mixed-signal IPs.

What You’ll Need:




Experience in Verilog/SystemVerilog/VHDL.
Understanding of digital design.
Knowledge of high-speed digital and mixed-signal design is a plus.
FPGA design experience.
Experience with digital signal processing is a plus.

The original job offer can be found in Kit Job:
https://www.kitjob.ca/job/90603767/iwq-99-asic-digital-design-engineering-intern-quebec-city/?utm_source=html

Subscribe to this job alert:
Enter Your E-mail address to receive the latest job offers for: (iwq-99) | asic digital design engineering intern

Reply to this offer

Impress this employer describing Your skills and abilities, fill out the form below and leave Your personal touch in the presentation letter.

Subscribe to this job alert:
Enter Your E-mail address to receive the latest job offers for: (iwq-99) | asic digital design engineering intern